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MILLIMETER-WAVE CASCO DE AMPLIFIER 
GAIN BOOSTING TECHNIQUE 
2 
BRIEF DESCRIPTION OF THE DRAWINGS 
This application claims the benefit of U.S. Provisional 
Application No. 60/799,175, filed May 10, 2006. 
BACKGROUND 
The various features and advantages of the present inven-
tion may be more readily understood with reference to the 
5 following detailed description taken in conjunction with the 
accompanying drawings, wherein like reference numerals 
designate like structural elements, and in which: 
The present invention relates generally to millimeter-wave 
cascade amplifiers, and more particularly, to a gain boosting 
technique for use with millimeter-wave cascade amplifiers. 
FIG. 1 is a graph that illustrates the simulated maximum 
available gain of a single cascade stage with different emitter 
10 lengths of the transistors at 60 GHz; 
The increasing demand for short range, low-cost and high 
data rate networking solutions drives the research for silicon-
based implementation of millimeter-wave (MMW) front end 
FIG. 2 illustrates an exemplary Gummel-poon based HBT 
small-signal model; 
FIG. 3 illustrates a single CB stage with a shorted induc-
tance in the base; 
FIGS. 4a and 4b are graphs showing variation ofreal and 
imaginary parts, respectively, of ZIN with base inductance L; 
FIG. 5 is a graph showing voltage gain of the given CE 
stage for different load impedances; 
in 59-64 GHz world-wide license-free frequency band. Such 15 
applications target multi-gigabit wireless data transfer 
between hard disks, storage devices, MP3 players, high defi-
nition television receivers, and the like. Historically, III-V 
semiconductors (GaAs, InP) were used to implement milli-
meter-wave integrated circuits. See K. Lai, et al., "A high 
performance and low DC power V-band MIMIC LNA using 
FIG. 6 is a graph showing voltage gain of the given CE 
20 stage with base inductance (L) in the CB stage; 
0.1 µm InGaAs/InAlAs/InP HEMT technology," IEEE 
Microwave and Guided Wave Letters, Vol. 3, No. 12, pp. 
447-449, December 1993; S. E. Gunnarsson, et al., "Highly 
Integrated 60 GHz Transmitter and Receiver MMICs in a 25 
GaAs pHEMT Technology" IEEE Journal of Solid State Cir-
cuits, Vol. 40, No. 11,pp. 2174-2186, November2005; andK. 
Niahikawa, et al., "Compact LNA and VCO 3-D MMlCs 
using commercial GaAs PHEMT technology for V-band 
single-chip TRX MMIC," IEEE International Microwave 30 
Symposium, pp. 1717-1720, June 2002, Seattle, Wash. 
However, silicon-based technologies always have an edge 
over them in terms of cost and integration. The introduction of 
silicon-germanium (SiGe) heterojunction bipolar transistors 
(HBT), such as those disclosed by J. D. Cressler, in "SiGe 35 
HBT technology: a new contender for Si-based RE and 
microwave circuit applications," IEEE Trans. Microwave 
Theory & Tech., Vol. 46, No. 5, pp. 572-589, May 1998, 
further enhanced the potential of silicon. 60 GHz transceiver 
circuits using 200 GHz F r0.12 µm SiGe BiCMOS processes 40 
have been demonstrated. See S. K. Reynolds, "A 60 GHz 
superheterodyne downconversion mixer in silicon-germa-
nium bipolar technology," IEEE Journal of Solid Stale Cir-
cuits, Vol. 39, No. 11, pp. 2065-2068, November 2004 andB. 
A. Floyd, et al., "Si Ge bipolar transceiver circuits operating at 45 
60 GHz," IEEE Journal of Solid Slate Circuits, Vol. 40, No. 1, 
pp. 156-167, January 2005. 
0.13 µm CMOS has also been used to implement 60 GHz 
front ends. See C.H. Doan, et al., "Millimeter-Wave CMOS 
Design," IEEE Journal of Solid State Circuits, Vol. 40, No. 1, 50 
pp. 144-155, January 2005 andC. M. Lo, et al., "A Miniature 
V-band 3-Stage Cascade LNA in 0.13 µm CMOS," IEEE 
Solid Slate Circuits Conference, pp. 322-323, February 2006, 
San Francisco, Calif. 
However, realization of such blocks using 0.18 µm tech- 55 
no logy has remained a challenge and needs innovative design 
techniques. There have been examples of 60 GHz transmitter 
building blocks such as those disclosed by C. H. Wang, et al., 
in "A 60 GHz Transmitter with Integrated Antenna in 0.18 µm 
SiGe BiCMOS Technology," IEEE Solid Stale Circuits Con- 60 
ference, pp. 186-187, February 2006, San Francisco, Calif., 
for example, using 0.18 µm SiGe BiCMOS process. How-
ever, this disclosure focuses on the most critical building 
block of the receiver, i.e., low noise amplifier development 
using 0.18 µm SiGe process. It would be desirable to have a 65 
simple gain enhancement technique for the millimeter-wave 
amplifiers to minimize the design complexity. 
FIG. 7 is a schematic showing an exemplary gain-enhanced 
cascade core; 
FIG. 8 is a graph showing variation of simulated MAG of 
the cascade core shown in FIG. 7 with a base inductance at 60 
Ghz; 
FIGS. 9a and 9b are graphs showing variation of simulated 
s-parameters of the cascade core with the base inductance at 
60GHz; 
FIG. lOa is a graph showing measured and simulated s-pa-
rameters of a 50 ohm 60 GHz IJ4 CB-CPW transmission 
line; 
FIG. lOb is a graph showing measured capacitance of a 
201.6 fF capacitor; 
FIGS. lla and llb are graphs showing measured and 
simulated s-parameters of the input matching network of the 
cascade stage without gain boosting; 
FIG.12a shows a schematic of the basic single-stage LNA; 
FIG. 12b show s the schematic of the gain-enhanced 
single-stage LNA; 
FIGS. 13a and 13b are graphs showing measured and 
simulated s-parameters of the single-stage cascade LNA ( 5 
mA from 3.3V supply) without gain enhancement; 
FIGS. 14a and 14b are graphs showing measured and 
simulated s-parameters of the single-stage cascade LNA with 
feedback inductance (3.5 mA from 3.7V supply); 
FIG. 15 is a graph showing measured noise figure of the 
basic cascade stage and gain-enhanced cascade stage; 
FIG. 16 is a graph showing simulated and measured lin-
earity performance of the gain-enhanced cascade stage; 
FIG. 17 show s a schematic of an exemplary three-stage 
LNA; 
FIGS. 18a and 18b are graphs showing measured s-param-
eters of the three-stage LNA (DC power consumption=25 
mW); 
FIG. 19 is a graph showing the measured noise figure of the 
three-stage LNA; and 
FIG. 20 is a graph showing the simulated MAG of the 
CMOS cascade core with increasing base inductance at com-
mon-gate stage at 60 GHz (V nn=2.4V, In=6.8 mA, device 
size=40xl µm/0.13 µm 
DETAILED DESCRIPTION 
Disclosed is an exemplary gain boosting technique for 
millimeter-wave cascade amplifiers. In particular, an exem-
plary gain boosting technique for a single-stage cascade low 
noise amplifier (LNA) at 600 Hz is described. The exemplary 
US 7,489,201 B2 
3 
technique is implemented using a 0.18 µm SiGe process 
(Fr=40 GHz). However, the technique is also effective for 
CMOS processes with comparable Fr. An exemplary gain-
enhanced cascade stage was measured to have higher than 9 
dB gain with a 1-dB bandwidth above 6 GHz with a DC power 
consumption of 13 mW. Measurement results indicate higher 
than 4 dB gain improvement compared to a conventional 
cascade stage with similar die area and DC power consump-
tion. One cascade stage without any gain boosting may be 
cascaded with two gain-boosted cascade amplifier stages to 
implement a three-stage LNA. The measured stable gain is 
higher than 24 dB at 60 GHz with a 3-dB bandwidth of 3.1 
GHz for 25 mW of DC power consumption. It is believed that 
this is the first 60 GHz LNA with a higher than 20 dB gain 
using a 0.18 µm SiGe process. 
This technique is process independent, and can be used in 
any cascade structure. Theoretical formulations are derived 
for the given process and verified using simulations. Charac-
terization of transmission lines is also discussed. Transmis-
sion line sections constitute the most part of impedance 
matching networks. Conductor-backed coplanar waveguide 
(CB-CPW) transmission lines are used to reduce radiation 
loss, and to achieve a better grounding throughout the chip. A 
good correlation between the measurements and the simula-
tions has been observed. The performance of the LNA stages 
is discussed with and without gain improvement. A single 
stage cascade LNA has a measured gain of higher than 5 dB 
at 60 GHz and a greater than 7 GHz 1-dB bandwidth with a 
DC power consumption of 16.5 mW. The gain-enhanced 
cascade stage has been measured to have a higher than 9 dB 
gain at 60 GHz with a 1-dB bandwidth above 6 GHz with 13 
mW of DC power consumption. Hence, the disclosed tech-
nique provides a -4 dB gain enhancement at 60 GHz for a 
single-stage cascade with similar area and DC power con-
sumption. ThemeasuredoutputPldB is -3.5 dBm. The simu-
lated noise figure is <0.5 dB higherthan that ofa conventional 
design. 
4 
Mismatches in the matching networks, as well as transmis-
sion line losses reduce the actual available gain from a cas-
cade stage. Thus, different available gain boosting techniques 
were evaluated. Gain boosting of a common gate (CG) LNA 
has been reported at a much lower RF frequency. See D. J. 
Allstot, et al., "Design Considerations for CMOS Low-Noise 
Amplifiers," Radio Frequency Integrated Circuits Sympo-
sium, pp. 97-100 June 2004, Fort Worth, Tex. However, this 
technique requires a number of additional circuit compo-
10 nents, and even then is not suitable for the cascade structure 
preferred in 60 GHz LNAs. There is also a report of cascade 
gain boosting at lower RF frequencies, where a negative 
resistance generating circuit (MOS with gate inductance) is 
connected to the drain of the common-source (CS) MOS. See 
15 S. Asgaran et al., "A Novel Gain Boosting Technique for 
Design of Low Power Narrow-Band RF CMOS LNAs," IEEE 
Northeast Workshop on Circuits and Systems, pp. 293-296 
June 2004, Montreal, Canada. However, that requires a sepa-
rate transistor with additional biasing, and the bandwidth is 
20 narrow (due to the tuned nature of the negative resistance 
generating circuit) with inherent instability with higheroscil-
lation possibility (due to the parasitic effects at 60 GHz). 
Disclosed herein is a gain boosting technique that needs 
just one additional inductive feedback element to facilitate 
25 layout and design complexity issues. This technique is pro-
cess (SiGe/CMOS) independent, and can be used for any 
cascade stage as described herein. A simple small-signal 
HBT model was considered for theoretical formulations. See 
M. Rudolph, et al., "Direct Extraction of HBT Equivalent-
30 Circuit Elements," IEEE Trans. Microwave Theory & Tech., 
Vol. 47, No. 1, pp. 82-84, January 1999, and P. Sen, et al., "A 
Broadband, Small-Signal SiGe HBT Model for Millimeter-
Wave Applications," European GaAs and other Compound 
Semiconductors Application Symposium, pp. 419-422, Octo-
35 ber 2004,Amsterdam, The Netherlands. FIG. 2 shows a Gum-
mel-poon based model of an exemplary cascade stage with 
corresponding parameters. 
Common Base Stage with Base Inductance 
A single common base (CB) stage with a shorted induc-
40 tance (L) in the base is shown in FIG. 3. The input impedance 
(IN) can be determined in terms of the two-port z-parameters 
and characteristic impedance (Z0 ) as follows: 
A three-stage LNA may be implemented by cascading one 
conventional and two gain-enhanced cascade stages. Mea-
surement results for an exemplary three-stage LNA indicate a 
stable gain of 24 dB at 60 GHz with a 3.1 GHz 3-dB band-
width with 26 mW DC power consumption. The measured 
noise figure is 7 .9 dB at 60 GHz. This is the first 60 GHz LNA 
with a higher than 20 dB gain using a 0.18 µm Si Ge Bi CMOS 
process. Thus, implementation of a low noise amplifier in a 45 
0.18 sm Si Ge process using gain-boosting circuit techniques 
Z12 XZ21 
ZIN=Zu----
ZO +Z22 
(1) 
is achieved. 
Cascade Gain Boosting Technique 
Referring to the drawing figures, a cascade structure, stage 
or device (FIG. 2) was chosen as the basic LNA stage. The 50 
simulated maximum available gain (MAG) (See, D. M. 
Pozar, Microwave Engineering, Wiley and Sons, 1998) of the 
cascade device at 60 GHz for different emitter lengths of the 
HBTs is shown in FIG. 1. They correspond to their optimum 
current densities (corresponding to maximum Fr as given by 55 
the models), assuming identical transistors in the common-
emitter (CE) and common-base (CB) stages and a 3 .3 V power 
supply (1.5V across the CE stage and 1.8V across the CB 
stage). 
As is shown in FIG. 1, the MAG of a single cascade stage 60 
is approximately 9-10.5 dB at 60 GHz with the variation of 
the emitter length. Also, 50 ohm matching for maximum 
power gain increases the noise figure from its minimum 
(NF min) value if the optimum noise matching conditions do 
not match with power matching conditions. To minimize this 65 
effect, medium sized HBTs (emitter length 6 µm) were cho-
sen. 
The values of the z-parameters are defined as 
Zu=zu0+)"'L for i=l,2;)=1,2 (2) 
where, Zif defines the corresponding z-parameters in the 
absence of the inductance Land to is the frequency in radian. 
Hence, Znv is determined as 
ZIN = Z!No + jwL, 
where 
AxjwL 
s2 +BxjwL 
where, 
(3) 
(4) 
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-continued 
B=[Zo+Rc;+Rb;+. (Cl C )] j)WX ex+ be 
(5) 
6 
inductance to enhance the gain of this particular cascade core. 
This enhances the simulated MAG by approximately 5 dB for 
the same power consumption. 
The model parameters are extracted from device (emitter 
length=6 µm) simulations and the corresponding real and 
imaginary parts of ZIN are plotted for different values of base 
inductance (L). FIGS. 4a and 4b show these plots along with 10 
the corresponding simulated values of ZIN. 
FIGS. 9a and 9b show an increasing trend in all the s-pa-
rameters with increasing L. This signifies a reduction in the 
overall stability factor (K) of the cascade stage, resulting in 
higher instability. Hence, the current consumption of the gain 
enhanced cascade stage is reduced to increase the inherent 
stability factor. 
Transmission Line and Matching Network Characteriza-
tion 
As is shown in FIGS. 4a and 4b, the real part of the input 
impedance of the CB stage decreases, and the imaginary part 
The input and the output matching networks of the single 
of the input impedance of the CB stage increases with increas-
ing base inductance (L) in an approximately linear fashion. 15 
This impedance acts as the load for the CE transistor in the 
cascade stage. To evaluate the effect of the base inductance 
(L), the voltage gain of the CE transistor with this varying 
load impedance is analyzed below. 
cascade stages, as well as the interstage matching networks of 
a multi-stage LNA are realized with conductor-backed copla-
nar waveguide (CB-CPW) transmission lines in order to 
minimize the radiation losses, when compared to a micro strip 
configuration. The base inductance in the cascade device is 
used to minimize the length of the transmission line. The 
transmission lines are characterized to match the measure-
Voltage Gain of the Common Emitter Stage 
The voltage gain of the common emitter (CE) stage can be 
defined in terms of its z-parameters and the load impedance 
(ZL) as follows: 
Z21 XZL 
Av = Zu - Ll.Z + Zu + ZL 
where, 
(6) 
(7) 
The input impedance of the CB stage acts as the load 
impedance of the CE stage. FIG. 5 plots the voltage gain of the 
CE stage for different real and imaginary values of the Z, over 
the entire range of input impedance of CB stage as shown in 
FIGS. 4a and 4b (VCE=l .8\7, Ic=4.2 mA). FIG. 6 shows the 
voltage gain at the specific impedances corresponding to the 
base inductance values of the CB stage. Simulated voltage 
gain is also plotted to compare with the theoretical values, and 
they match reasonably well. 
FIGS. 5 and 6 illustrate thatthe voltage gain of the CE stage 
increases rapidly with the decrease in the real part of the load 
impedance, which, in turn, is caused by the base inductance in 
the CB stage. The power gain of the cascade increases due to 
the increase in the voltage gain of the CE stage. However, the 
voltage gain of the CB stage reduces (by a smaller extent), 
thus limiting the gain-enhancement using this technique as 
shown in the next subsection. Due to the complexity of the 
theoretical formulation of the power gain of the cascade as a 
function of CB stage base inductance (L ), simulation results 
are considered below as the simulation trends match well with 
theoretical trends (from FIGS. 4a, 4b and 6). 
Cascade Gain Enhancement 
FIG. 7 shows a schematic of a cascade core with the base 
inductance in the CB stage. The emitter length is 6 µm, and the 
DC conditions (derived from conditions of higher gain and 
lower DC power consumption) are shown in FIG. 7. The 
variation of MAG and the different s-parameters at 60 GHz 
are plotted with the variation of base inductance in FIGS. 8 
and 9a and b, respectively. 
FIG. 8 shows a significant improvement of MAG of the 
cascade core with increasing inductance at the base of the CB 
transistor. This is due to the increase in voltage gain of the CE 
transistor. However, at higher values ofL, the MAG decreases 
by a small amount due to the reduction in gain of the CB stage. 
Hence, 90 pH was chosen as the optimum base feedback 
20 ments with the corresponding simulations. FIGS. lOa and 
lOb show simulated and the measured s-parameters of a 60 
GHz 50 ohm IJ4 CB-CPW transmission line and the mea-
sured capacitance of a 201.6 fF capacitor, used in the match-
25 
ing circuits as DC block components. 
Test structures for input and output matching networks of 
single-stage LNAs with and without gain enhancement were 
measured. The matching characteristics correspond relatively 
well with the simulations. However, the insertion loss is 
higher by a significant amount as the resistive losses are not 
30 entirely captured by the simulation models (as evident from 
FIGS. lOa and lOb). FIGS. lla and llb show measured and 
simulated s-parameters of the input-matching network of the 
LNA cascade stage without gain boosting (including the 
effect of bond pads). The difference between measured and 
35 simulated S21 is primarily caused by the resistive and sub-
strate losses in the transmission lines. 
LNA Implementation 
The exemplary gain boosting technique discussed above 
was implemented in an exemplary single-stage cascade LNA. 
40 A micro strip transmission line is used to realize the feedback 
inductance at the base of the CB transistor in the cascade 
configuration. FIG. 12a shows a schematic of a conventional 
single-stage LNA and FIG. 12b shows the schematic of an 
exemplary gain-enhanced single-stage LNA. The shorted 
45 stubs in the input and the output matching networks are used 
to provide base bias and supply voltage bias, respectively. 
Similar matching networks were implemented as discussed 
above. The device size is selected to minimize the noise figure 
for a 50 ohm input match, as well as to minimize the DC 
50 power dissipation for a given gain. The selected emitter 
length is 6 µm. An exemplary single-stage cascade LNA 
occupies an area of 0.86 mmx0.83 mm, and the gain-en-
hanced LNA occupies 1.05 mmx0.71 mm. 
FIGS. 13a and 13b are graphs showing measured and 
55 simulated s-parameters of the single-stage cascade LNA ( 5 
mA from 3.3V supply) without gain enhancement. The cas-
cade stage without gain-boosting was measured to have a 
higher than 5 dB gain at 60 GHz band with a 1-dB bandwidth 
above 7 GHz as shown in FIGS. 13a and 13b with a DC power 
60 consumption of 16.5 mW (5 mA from 3.3V supply). The 
input and output matching correspond well with the simula-
tion. Lossy transmission lines in the matching networks (dis-
cussed above) cause a -2 dB difference between the mea-
sured and the simulated gains (S21 ). The gain-enhanced 
65 cascade LNA was measured to have a higher than 9 dB stable 
gain (K factor> 1.4 over the frequency range) with a 1 dB 
bandwidth greaterthan 6 GHz as shown in FIGS.14a and 14b 
US 7,489,201 B2 
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for a DC power consumption of13 mW (3.5 mA from a 3 .7V 
supply). Hence, the gain enhancement technique results in 
greater than 4 dB gain improvement at 60 GHz for a similar 
area and DC power consumption. The shift in the output 
matching is primarily caused by the parasitic inductance 
(-25-30 pH) in the feedback path and also higher than pre-
dicted inductive effects. 
The simulated noise figure of the gain-enhanced cascade 
stage is slightly higher (-0.5 dB) than that of the basic cas- 10 
code stage. FIG. 15 compares the simulated noise figures of 
the two different configurations. 
The linearity measurements show similar output 1 dB com-
pression point for two different configurations. The measured 
output Pl dB is approximately -3.5 dBm. FIG. 16 shows the 15 
measured and simulated linearity of the gain-enhanced cas-
cade stage at 60 GHz. They correspond well with each other. 
One basic cascade stage and two gain-enhanced cascade 
stages may be cascaded to implement a three-stage LNA that 
20 
can be used in the 60 GHz front-end. The gain boosting 
technique is not applied to the first stage in order to minimize 
the noise figure of the integrated LNA. FIG. 17 shows a 
schematic of the 3-stage LNA. An exemplary die occupies an 
area of2.05 mmx0.71 mm. 25 
8 
Clearly, numerous and other arrangements can be readily 
devised by those skilled in the art without departing from the 
scope of the invention. 
What is claimed is: 
1. Cascade core apparatus comprising: 
a common emitter transistor; 
a common base transistor cascaded with the common emit-
ter transistor; and 
an inductance having a first end coupled to a base of the 
common base transistor and having a second end 
coupled to a capacitively coupled RF ground, which 
inductance increases the maximum available gain of the 
apparatus in a predetermined bandpass frequency range, 
and wherein the inductance sets the predetermined 
bandpass frequency range. 
2. The apparatus recited in claim 1 which further com-
prises: 
an output matching network having an RF output coupled 
between a voltage source and the common base transis-
tor; 
an input matching network having an RF input that is 
coupled to a base of the common emitter transistor; and 
a DC bias network coupled to the input matching network. 
3. The apparatus recited in claim 1 wherein the inductance 
comprises a microstrip inductance. 
4. The apparatus recited in claim 3 wherein the inductance 
comprises a lumped inductance. 
The measurement results show a higher than 24 dB stable 
gain (K factor>4 at the frequency band) at 60 GHz with a 3.1 
GHz 3-dB bandwidth with 25 mW of DC power consump-
tion. The measured noise figure is 7.9 dB at 60 GHz. The 
simulated output PldB is -3.5 dBm and that corresponds to 
the measured output Pl dB of the gain-enhanced LNA. This is 
the first 60 GHz LNA with a higher than 20 dB gain using a 
0.18 µm Si Ge Bi CMOS process. The measured and simulated 
s-parameters are shown in FIG. l8a and 18b. The measured 
noise figure is shown in FIG. 19. 
5. The apparatus recited in claim 3 wherein the inductance 
30 comprises a coplanar waveguide inductance. 
Table 1 compares the performance the exemplary LNA 
shown in FIG. 17 with reported silicon-based 60 GHz LNAs. 
TABLE 1 
SILICON-BASED 60 GHz L NA PERFORMANCE COMPARISON 
Fre- Power Output 
Process quency Gain Noise consumption PldB 
[Ref] Topology (GHz) (dB) Figure (mW) (dBm) 
0.12 µrn !-stage 56-64 15 4.5 11 -5@ 
SiGe HBT CG+ 61 GHz 
cascade 
0.13 µrn 3-stage 51-57 >20 72 1.8@ 
CMOS cascade 56 GHz 
0.13 µrn 3-stage 51-65 12 8.8 54 2@ 
CMOS cascade 60 GHz 
0.18 µrn 3-stage 58-63 >20 7.9 25 -3.5@ 
SiGe HBT cascade 60 GHz 
(with 
feedback 
inductor) 
35 
40 
45 
50 
55 
The gain boosting technique may also be applied to a 
CMOS cascade core using a 0.13 µm CMOS process, for 
example. FIG. 20 shows the simulate enhancement of MAG 
with different lengths of the inductor at the gate of an exem- 60 
plary cascade device. It shows a comparable enhancement as 
shown in FIG. 8 for SiGe HBT device. 
Thus, a gain boosting technique for use with millimeter-
wave cascade amplifiers has been disclosed. It is to be under-
stood that the above-described embodiments are merely illus- 65 
trative of some of the many specific embodiments that 
represent applications of the principles discussed above. 
6. The apparatus recited in claim 2 wherein the inductance 
comprises a microstrip inductance. 
7. The apparatus recited in claim 1 further comprising: 
an output matching network having an RF output coupled 
to a collector of the common base transistor; 
an input matching network having an RF input that is 
coupled to a base of the common emitter transistor, and 
a DC bias network for providing bias for the common base 
and common emitter transistors; 
which apparatus comprises a one-stage gain-boosted cas-
cade amplifier stage. 
8. The apparatus recited in claim 7 which is configured to 
operate at a frequency range between 57 and 64 GHz. 
9. The apparatus recited in claim 7 further comprising: 
an unboosted one-stage cascade amplifier stage coupled to 
an input of the gain-boosted cascade amplifier stage; and 
a second one-stage gain-boosted cascade amplifier stage 
coupled to an output of the one-stage gain-boosted cas-
cade amplifier stage. 
10. The apparatus recited in claim 9 which is configured to 
operate at a frequency range between 57 and 64 GHz. 
11. A method for providing gain boosting in a cascade 
amplifier, comprising 
fabricating a cascade amplifier comprising a common 
emitter transistor, a common base transistor cascaded 
with the common emitter transistor, an output matching 
network having an RF output coupled to a collector of 
the common base transistor, an input matching network 
having an RF input that is coupled to a base of the 
common emitter transistor, and a DC bias network for 
providing bias for the common base and common emit-
ter transistors; and 
coupling a first end of an inductance to a base of the 
common base transistor and coupling a second end of 
the inductance to a capacitively coupled RF ground, so 
as to increase the gain of the cascade amplifier in a 
US 7,489,201 B2 
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predetermined bandpass frequency range, and wherein 
the inductance sets the predetermined bandpass fre-
quency. 
12. The method recited in claim 11 wherein the gain boost-
ing of the cascade amplifier is achieved without increasing 
the area of the amplifier and without increasing the DC power 
consumption. 
13. The method recited in claim wherein fabricating the 
cascade amplifier is achieved using a SiGe process. 
14. The method recited in claim 11 wherein fabricating the 
cascade amplifier is achieved using a 0.18 µm SiGe process. 
15. The method recited in claim 11 wherein fabricating the 
cascade amplifier is achieved using a CMOS process. 
10 
16. The method recited in claim 10 wherein fabricating the 15 
cascade amplifier is achieved using a 0.13 µm CMOS pro-
cess. 
17. The method recited in claim 11 wherein the cascade 
amplifier comprises a one-stage gain-boosted cascade ampli-
fier stage, and wherein the method further comprises: 20 
fabricating a second cascade amplifier comprising a com-
mon emitter transistor, a common base transistor cas-
caded with the common emitter transistor, an output 
matching network having an RF output coupled to a 
25 
collector of the common base transistor, an input match-
ing network having an RF input that is coupled to a base 
of the common emitter transistor, and a DC bias network 
for providing bias for the common base and common 
10 
emitter transistors, which second cascade amplifier 
comprises an unboosted one-stage cascade amplifier 
stage; 
coupling the unboosted one-stage cascade amplifier stage 
to an input of the gain-boosted cascade amplifier stage; 
fabricating a third cascade amplifier comprising a common 
emitter transistor, a common base transistor cascaded 
with the common emitter transistor, an output matching 
network having an RF output coupled to a collector of 
the common base transistor, an input matching network 
having an RF input that is coupled to a base of the 
common emitter transistor, and a DC bias network for 
providing bias for the common base and common emit-
ter transistors; 
coupling an inductance between a base of the common 
base transistor and a capacitively coupled HF ground of 
the third cascade amplifier so as to form a second gain 
boosted cascade amplifier; and 
coupling the second gain boosted cascade amplifier to an 
output of the gain-boosted cascade amplifier. 
18. The method recited in claim 17 wherein fabricating is 
achieved using a SiGe process. 
19. The method recited in claim 17 wherein fabricating is 
achieved using a CMOS process. 
20. The method recited in claim 17 wherein fabrication 
produces an amplifier structure that operates at a frequency 
range between 57 and 64 GHz. 
* * * * * 
